In this work, a strategic methodology to determine the channel length limit for the predominance of tunneling mechanism in the operation of a tunneling field-effect transistor (TFET) is suggested and validated for silicon (Si) nanowire TFET device. For quantitative analyses that can be graphitized as a function of channel length, a set of evaluating functions were defined and properly applied. Based on the suggested methodology, the upper limit for keeping the Si TFET under the tunneling-predominant operation turned out to be approximately 65 nm in a nanowire structure.
Introduction
Recently, tunneling field-effect transistors (TFETs) are under intensive researches due to its steep switching characteristics and low-power consumption aiming green technology [1, 2, 3] . Efforts for higher on-state current (I on ) are also widely made in parallel to overcome the drawback of low I on silicon (Si) TFET has [4, 5] . We verified by simulation works that there is a limit in channel length of Si TFETs below which I on is not governed by the channel mobility [6] . By knowing this boundary, one can design either a longer Si TFET with higher I on driven by both tunneling and drift-diffusion (DD) currents or a shorter one screening out DD components to bear higher robustness to the process and performance variations.
Device structure and simulation approach
Qualitatively speaking, there are factors determining TFET's I on : effective mass (m ef f ), bandgap energy (E G ), and channel electron mobility (µ n ) [7] . The effect of µ n is rather indecisive compared with the other two factors. In other words, it does not emerge as a prominent factor until DD mechanism dominates in driving currents. Channel radius and oxide thickness were 10 nm and 2 nm, respectively, while the channel lengths were varied from 30 nm to 5 µm. The doping concentrations of p + type source and n + type drain were boron (B) 1 × 10 20 cm −3 and arsenic (As) 1 × 10 18 cm −3 , respectively, and the channel was undoped to fully eliminate the effect of impurity scattering on µ n which was a control variable in this work. The on-state operation condition was V GS = V DS = 0.9 V (V GS : gate-to-source voltage, V DS : drain-to-source voltage). A gate workfunction of 4.7 eV was presumably used. Multiple models were included for higher simulation accuracy: ShockleyRead-Hall (SRH) recombination, Fermi statistics, non-local band-to-band tunneling, and quantum effects. To identify the maximum channel length by which I on is driven predominantly by tunneling, the channel mobilities were controlled. This is definitely a fictitious manipulation in a sense that there is no such an intrinsic material having all the same characteristic material parameters except µ n . However, we would like to put an emphasis that this approach is a very effective strategy that can be achieved only by simulation works with genuineness.
Simulation results
There would be change in I on in accordance with the variation on µ n in the regime that where the TFET device is governed by DD mechanism. On the other hand, I on would not vary with voltage or channel length if tunneling plays a predominant role in driving I on . We could trace the V GS where the boundary between two mechanisms, tunneling and DD, is formed and identify the limiting channel length where DD begins to emerge. Fig. 1 (a) shows the I D -V GS curves of a Si nanowire TFET with a channel length of 250 nm. It is observed that I on is significantly varied by change in µ n (left, linear scale) but the deviation occurs above a voltage point where the DD comes into effect (right, logarithmic scale). µ n was changed from 500 to 16,000 cm 2 /V·s as can be seen in the legends. However, when the channel length is highly scaled down to 30 nm ( Fig. 1 (b) ), there is no hump at which I on splits by µ n values. To quantify the splitting, V GS where the maximum upward curvature occurs (V MUC ) is defined as:
As the curvature at V MUC and the dependence of I on on µ n get larger, the current splitting becomes more remarkable. Thus, the product of these two terms can be formulated as degree of splitting (DOS) for the quantitative evaluation as follows: The regions that are mainly governed by different mechanisms are divided by V MUC as shown in Fig. 2 (a) , where Eq. (1) and (2) are more illustratively defined. Each term of right-hand side of Eq. (2) is a function of channel length. It shows a monotonic decrease as the device is shrunken. Fig. 2 (b) depicts the maximum second derivatives in the second term in Eq. (2) as the channel length is varied from 500 nm down to 30 nm. Below a certain channel length, there is no hump caused by DD emergence, or equivalently, by µ n manipulation. Thus, V MUC does not exist until reaching V GS = 0.9 V. The second derivative is asymptotically zero under this condition. By an extrapolation, the breaking point in the channel length where
begins to hold is traced to be approximately 65 nm (left). DOS is also plotted as a function of channel length, which confirms that the solid predominance of tunneling is also maintained below 65 nm (right). The humps for a long-channel device might not be observed experimentally. Rather, it is a strong evidence for existence of a point distinguishing the regions by current-drive mechanisms of different phases: tunnelingpredominance and tunneling combined with DD. When current was driven solely by tunneling in a channel no longer than 70 nm in the simulation, I on was quite low but it increased as the channel gets longer up to 500 nm with enhanced DD. As can be confirmed by Fig. 3 (a) and (b) , when DD is brought into driving current, the conduction current density increases. However, when the channel length gets much longer, the TFET device begins to act as a resistor since I on is driven dominantly by DD, by which I on monotonically decreases. Fig. 3 (c) demonstrates that most of the channel region of a very long-channel device is seen as a resistor and degrades I on .
Conclusion
In this work, the upper limit in channel length of a Si TFET in a nanowire structure has been proven to be approximately 65 nm. Knowing the existence of length limitation and a method to identify it would be helpful in designing a Si nanowire TFET device with either higher current drivability or less sensitiveness to length.
